This paper aims to solve the complex design problem of replacing inefficient, traditional parallel structures with high-speed serial interface SerDes. The Genetic Algorithm (GA) is optimized by adding a selection and substitution procedure. The optimized GA is applied to the common-source amplifier. The low-frequency gain, bandwidth, and slew rate target circuit optimization design is completed. Finally, the Clock and Data Recovery (CDR) circuit in SerDes is analyzed and designed. The CDR structure based on phase selector/phase interpolator type is used as the CDR circuit of the high-speed serial interface so that the final circuit function and performance meet the requirements. Through simulation experiments, it is found that the optimized GA can ensure that the evolved parameters allow the transistor to work in the saturation region to complete the circuit optimization design of the common-drain amplifier. After 250 generations of evolution, the maximum gain of 0.75 is roughly achieved at an input voltage of 1.2V and a MO transistor width of 20μm. The energy consumption per bit of data in the circuit based on the optimized GA is 16.8 pJ, 19.6% lower than the 20.1 pJ of the conventional circuit before optimization. The multi-objective circuit optimization design with a moderate gain is realized